usart2.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. #include "usart2.h"
  2. #include "modbus.h"
  3. #include "All_define.h"
  4. void BSP_UART2_Init(u16 bandvalue)
  5. {
  6. /* USART0 configure */
  7. nvic_priority_group_set(NVIC_PRIGROUP_PRE2_SUB2);
  8. nvic_irq_enable(USART1_IRQn, 0, 0);
  9. rcu_periph_clock_enable(RCU_GPIOA);
  10. rcu_periph_clock_enable(RCU_GPIOC);
  11. rcu_periph_clock_enable(RCU_USART1);
  12. gpio_init(GPIOC,GPIO_MODE_OUT_PP,GPIO_OSPEED_50MHZ, GPIO_PIN_14);
  13. gpio_init(GPIOA,GPIO_MODE_IN_FLOATING,GPIO_OSPEED_50MHZ, GPIO_PIN_3);
  14. gpio_init(GPIOA,GPIO_MODE_AF_PP,GPIO_OSPEED_50MHZ, GPIO_PIN_2);
  15. usart_deinit(USART1);
  16. usart_baudrate_set(USART1, bandvalue);
  17. usart_word_length_set(USART1, USART_WL_8BIT);
  18. usart_stop_bit_set(USART1, USART_STB_1BIT);
  19. usart_parity_config(USART1, USART_PM_NONE);
  20. usart_hardware_flow_rts_config(USART1, USART_RTS_DISABLE);
  21. usart_hardware_flow_cts_config(USART1, USART_CTS_DISABLE);
  22. usart_receive_config(USART1, USART_RECEIVE_ENABLE);
  23. usart_transmit_config(USART1, USART_TRANSMIT_ENABLE);
  24. // usart_interrupt_enable(USART1,USART_INT_RBNE);
  25. usart_enable(USART1);
  26. usart_interrupt_enable(USART1, USART_INT_RBNE);
  27. /*GPIO_InitTypeDef GPIO_InitStructure;
  28. USART_InitTypeDef USART_InitStructure;
  29. NVIC_InitTypeDef NVIC_InitStructure;
  30. RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
  31. RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
  32. RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
  33. GPIO_StructInit(&GPIO_InitStructure);
  34. GPIO_InitStructure.GPIO_PIN = GPIO_PIN_14;
  35. GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  36. GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  37. GPIO_Init(GPIOC, &GPIO_InitStructure);
  38. GPIO_InitStructure.GPIO_PIN = GPIO_PIN_3;
  39. GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  40. GPIO_Init(GPIOA, &GPIO_InitStructure);
  41. GPIO_InitStructure.GPIO_PIN = GPIO_PIN_2;
  42. GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  43. GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  44. GPIO_Init(GPIOA, &GPIO_InitStructure);
  45. USART_StructInit(&USART_InitStructure);
  46. USART_InitStructure.USART_BaudRate = bandvalue;
  47. USART_InitStructure.USART_WordLength = USART_WordLength_8b;
  48. USART_InitStructure.USART_StopBits = USART_StopBits_1;
  49. USART_InitStructure.USART_Parity = USART_Parity_No;
  50. USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  51. USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
  52. USART_Init(USART2, &USART_InitStructure);
  53. NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
  54. NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 7;
  55. NVIC_InitStructure.NVIC_IRQChannelSubPriority =0;
  56. NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  57. NVIC_Init(&NVIC_InitStructure);
  58. USART_Cmd(USART2, ENABLE);
  59. USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);*/
  60. }
  61. volatile u8 ucRTUBuf[MB_SER_PDU_SIZE_MAX];
  62. volatile u8 usRcvBufferPos;
  63. void prvvUARTRxISR( void )
  64. {
  65. u8 ucByte = (u8)usart_data_receive(USART1);
  66. // printf(" /0x%x/ ",ucByte);
  67. switch ( eRcvState )
  68. {
  69. case STATE_RX_INIT:
  70. vMBPortTimersEnable( );
  71. break;
  72. case STATE_RX_ERROR:
  73. vMBPortTimersEnable( );
  74. break;
  75. case STATE_RX_IDLE:
  76. // printf("32121\r\n");
  77. usRcvBufferPos = 0;
  78. ucRTUBuf[usRcvBufferPos++] = ucByte;
  79. eRcvState = STATE_RX_RCV;
  80. vMBPortTimersEnable( );
  81. break;
  82. case STATE_RX_RCV:
  83. //printf("331313\r\n");
  84. if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
  85. {
  86. ucRTUBuf[usRcvBufferPos++] = ucByte;
  87. }
  88. else
  89. {
  90. eRcvState = STATE_RX_ERROR;
  91. }
  92. vMBPortTimersEnable( );
  93. break;
  94. }
  95. //if(usRcvBufferPos==17)
  96. //printf(" len %d data= 0x%x/ \n ",usRcvBufferPos,ucRTUBuf[usRcvBufferPos-2]);
  97. // ucByte = (u8)usart_data_receive(USART1);
  98. }
  99. volatile u8 ucRTU_TBuf[MB_SER_PDU_SIZE_MAX];
  100. volatile u8 usRcv_TBufferPos;
  101. void prvvUARTTxReadyISR( void )
  102. {
  103. //printf(" send");
  104. static u8 Send_total_length = 0;
  105. switch ( eSndState )
  106. {
  107. case STATE_TX_IDLE:
  108. // printf("2222\r\n");
  109. eMBRTUStart_Tx();
  110. Send_total_length = 0;
  111. break;
  112. case STATE_TX_XMIT:
  113. if( usRcv_TBufferPos != 0 )
  114. {
  115. //printf("////0x%x///", ucRTU_TBuf[Send_total_length]);
  116. usart_data_transmit(USART1, ucRTU_TBuf[Send_total_length]);
  117. while (usart_flag_get(USART1, USART_FLAG_TBE) == RESET);
  118. Send_total_length ++;
  119. usRcv_TBufferPos--;
  120. }
  121. else
  122. {
  123. //printf(" senqqqd");
  124. Send_total_length = 0;
  125. eSndState = STATE_TX_IDLE;
  126. //USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
  127. usart_interrupt_disable(USART1,USART_INT_TBE);
  128. }
  129. break;
  130. }
  131. }