main.c 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241
  1. /*!
  2. \file main.c
  3. \brief ADC0_ADC1_regular_parallel
  4. \version 2017-02-10, V1.0.0, firmware for GD32F30x
  5. \version 2018-10-10, V1.1.0, firmware for GD32F30x
  6. \version 2018-12-25, V2.0.0, firmware for GD32F30x
  7. \version 2020-09-30, V2.1.0, firmware for GD32F30x
  8. */
  9. /*
  10. Copyright (c) 2020, GigaDevice Semiconductor Inc.
  11. Redistribution and use in source and binary forms, with or without modification,
  12. are permitted provided that the following conditions are met:
  13. 1. Redistributions of source code must retain the above copyright notice, this
  14. list of conditions and the following disclaimer.
  15. 2. Redistributions in binary form must reproduce the above copyright notice,
  16. this list of conditions and the following disclaimer in the documentation
  17. and/or other materials provided with the distribution.
  18. 3. Neither the name of the copyright holder nor the names of its contributors
  19. may be used to endorse or promote products derived from this software without
  20. specific prior written permission.
  21. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22. AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  23. WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  24. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  25. INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  26. NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  27. PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  28. WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29. ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  30. OF SUCH DAMAGE.
  31. */
  32. #include "gd32f30x.h"
  33. #include "systick.h"
  34. #include "main.h"
  35. #include "gd32f307c_eval.h"
  36. #include <stdio.h>
  37. uint32_t adc_value[2];
  38. void rcu_config(void);
  39. void gpio_config(void);
  40. void dma_config(void);
  41. void timer_config(void);
  42. void adc_config(void);
  43. /*!
  44. \brief main function
  45. \param[in] none
  46. \param[out] none
  47. \retval none
  48. */
  49. int main(void)
  50. {
  51. /* system clocks configuration */
  52. rcu_config();
  53. /* systick configuration */
  54. systick_config();
  55. /* GPIO configuration */
  56. gpio_config();
  57. /* configure COM port */
  58. gd_eval_com_init(EVAL_COM0);
  59. /* TIMER configuration */
  60. timer_config();
  61. /* DMA configuration */
  62. dma_config();
  63. /* ADC configuration */
  64. adc_config();
  65. /* enable TIMER1 */
  66. timer_enable(TIMER1);
  67. while(1){
  68. delay_1ms(1000);
  69. printf("\n ADC0: PA0, adc_value[0] = %08X \n",adc_value[0]);
  70. printf("\n ADC1: PA1, adc_value[1] = %08X \n",adc_value[1]);
  71. printf("\n ******************* \n");
  72. }
  73. }
  74. /*!
  75. \brief configure the different system clocks
  76. \param[in] none
  77. \param[out] none
  78. \retval none
  79. */
  80. void rcu_config(void)
  81. {
  82. /* enable GPIOA clock */
  83. rcu_periph_clock_enable(RCU_GPIOA);
  84. /* enable ADC0 clock */
  85. rcu_periph_clock_enable(RCU_ADC0);
  86. /* enable ADC1 clock */
  87. rcu_periph_clock_enable(RCU_ADC1);
  88. /* enable DMA0 clock */
  89. rcu_periph_clock_enable(RCU_DMA0);
  90. /* enable timer1 clock */
  91. rcu_periph_clock_enable(RCU_TIMER1);
  92. /* config ADC clock */
  93. rcu_adc_clock_config(RCU_CKADC_CKAPB2_DIV4);
  94. }
  95. /*!
  96. \brief configure the GPIO peripheral
  97. \param[in] none
  98. \param[out] none
  99. \retval none
  100. */
  101. void gpio_config(void)
  102. {
  103. /* config the GPIO as analog mode */
  104. gpio_init(GPIOA, GPIO_MODE_AIN, GPIO_OSPEED_MAX, GPIO_PIN_0|GPIO_PIN_1);
  105. }
  106. /*!
  107. \brief configure the DMA peripheral
  108. \param[in] none
  109. \param[out] none
  110. \retval none
  111. */
  112. void dma_config(void)
  113. {
  114. /* ADC_DMA_channel configuration */
  115. dma_parameter_struct dma_data_parameter;
  116. /* ADC DMA_channel configuration */
  117. dma_deinit(DMA0, DMA_CH0);
  118. /* initialize DMA data mode */
  119. dma_data_parameter.periph_addr = (uint32_t)(&ADC_RDATA(ADC0));
  120. dma_data_parameter.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
  121. dma_data_parameter.memory_addr = (uint32_t)(&adc_value);
  122. dma_data_parameter.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
  123. dma_data_parameter.periph_width = DMA_PERIPHERAL_WIDTH_32BIT;
  124. dma_data_parameter.memory_width = DMA_MEMORY_WIDTH_32BIT;
  125. dma_data_parameter.direction = DMA_PERIPHERAL_TO_MEMORY;
  126. dma_data_parameter.number = 2;
  127. dma_data_parameter.priority = DMA_PRIORITY_HIGH;
  128. dma_init(DMA0, DMA_CH0, &dma_data_parameter);
  129. dma_circulation_enable(DMA0, DMA_CH0);
  130. /* enable DMA channel */
  131. dma_channel_enable(DMA0, DMA_CH0);
  132. }
  133. /*!
  134. \brief configure the TIMER peripheral
  135. \param[in] none
  136. \param[out] none
  137. \retval none
  138. */
  139. void timer_config(void)
  140. {
  141. timer_oc_parameter_struct timer_ocintpara;
  142. timer_parameter_struct timer_initpara;
  143. /* TIMER1 configuration */
  144. timer_initpara.prescaler = 8399;
  145. timer_initpara.alignedmode = TIMER_COUNTER_EDGE;
  146. timer_initpara.counterdirection = TIMER_COUNTER_UP;
  147. timer_initpara.period = 9999;
  148. timer_initpara.clockdivision = TIMER_CKDIV_DIV1;
  149. timer_initpara.repetitioncounter = 0;
  150. timer_init(TIMER1,&timer_initpara);
  151. timer_channel_output_struct_para_init(&timer_ocintpara);
  152. /* CH0 configuration in PWM mode1 */
  153. timer_ocintpara.ocpolarity = TIMER_OC_POLARITY_HIGH;
  154. timer_ocintpara.outputstate = TIMER_CCX_ENABLE;
  155. timer_channel_output_config(TIMER1, TIMER_CH_1, &timer_ocintpara);
  156. timer_channel_output_pulse_value_config(TIMER1, TIMER_CH_1, 3999);
  157. timer_channel_output_mode_config(TIMER1, TIMER_CH_1, TIMER_OC_MODE_PWM1);
  158. timer_channel_output_shadow_config(TIMER1, TIMER_CH_1, TIMER_OC_SHADOW_DISABLE);
  159. }
  160. /*!
  161. \brief configure the ADC peripheral
  162. \param[in] none
  163. \param[out] none
  164. \retval none
  165. */
  166. void adc_config(void)
  167. {
  168. /* ADC continous function enable */
  169. adc_special_function_config(ADC0, ADC_SCAN_MODE, ENABLE);
  170. adc_special_function_config(ADC0, ADC_CONTINUOUS_MODE, DISABLE);
  171. adc_special_function_config(ADC1, ADC_SCAN_MODE, ENABLE);
  172. adc_special_function_config(ADC1, ADC_CONTINUOUS_MODE, DISABLE);
  173. /* ADC trigger config */
  174. adc_external_trigger_source_config(ADC0, ADC_REGULAR_CHANNEL, ADC0_1_EXTTRIG_REGULAR_T1_CH1);
  175. adc_external_trigger_source_config(ADC1, ADC_REGULAR_CHANNEL, ADC0_1_2_EXTTRIG_REGULAR_NONE);
  176. /* ADC data alignment config */
  177. adc_data_alignment_config(ADC0, ADC_DATAALIGN_RIGHT);
  178. adc_data_alignment_config(ADC1, ADC_DATAALIGN_RIGHT);
  179. /* ADC mode config */
  180. adc_mode_config(ADC_DAUL_REGULAL_PARALLEL);
  181. /* ADC channel length config */
  182. adc_channel_length_config(ADC0, ADC_REGULAR_CHANNEL, 2);
  183. adc_channel_length_config(ADC1, ADC_REGULAR_CHANNEL, 2);
  184. /* ADC regular channel config */
  185. adc_regular_channel_config(ADC0, 0, ADC_CHANNEL_0, ADC_SAMPLETIME_55POINT5);
  186. adc_regular_channel_config(ADC0, 1, ADC_CHANNEL_1, ADC_SAMPLETIME_55POINT5);
  187. adc_regular_channel_config(ADC1, 0, ADC_CHANNEL_1, ADC_SAMPLETIME_55POINT5);
  188. adc_regular_channel_config(ADC1, 1, ADC_CHANNEL_0, ADC_SAMPLETIME_55POINT5);
  189. /* ADC external trigger enable */
  190. adc_external_trigger_config(ADC0, ADC_REGULAR_CHANNEL, ENABLE);
  191. adc_external_trigger_config(ADC1, ADC_REGULAR_CHANNEL, ENABLE);
  192. /* enable ADC interface */
  193. adc_enable(ADC0);
  194. delay_1ms(1);
  195. /* ADC calibration and reset calibration */
  196. adc_calibration_enable(ADC0);
  197. /* enable ADC interface */
  198. adc_enable(ADC1);
  199. delay_1ms(1);
  200. /* ADC calibration and reset calibration */
  201. adc_calibration_enable(ADC1);
  202. /* ADC DMA function enable */
  203. adc_dma_mode_enable(ADC0);
  204. }
  205. /* retarget the C library printf function to the USART */
  206. int fputc(int ch, FILE *f)
  207. {
  208. usart_data_transmit(EVAL_COM0, (uint8_t)ch);
  209. while(RESET == usart_flag_get(EVAL_COM0, USART_FLAG_TBE));
  210. return ch;
  211. }